Wednesday, July 15, 2009

Florida’s Novo-G uses Altera, GiDEL and Impulse C for scalable reconfigurable computer

KIRKLAND, USA: Altera, GiDEL and Impulse C are supporting Florida’s Novo-G, being built at CHREC, the NSF Center for High-Performance Reconfigurable Computing.

Novo-G will be the most powerful reconfigurable computing (RC) machine ever fielded for research. It links 24 PCI Express PROCStar III Gidel boards, equipped with 96 top-end Altera Stratix III FPGAs and 408GB of memory. These boards are hosted in 24 servers with 576 GB of memory and 20 Gb/s InfiniBand.

“Altera is pleased to have a long-standing relationship with the University of Florida and CHREC,” said Stephen Brown, supervising architect of software and IP engineering at Altera.

“As a leading research center for FPGA-based computing, CHREC provides valuable access to key research results, and is helping to advance the state-of-the-art in this important field. Altera remains committed to working in partnership with CHREC and its member institutions and looks forward to the possibilities created by FPGA-based computing.”

The Novo-G project is led by Professors Alan George and Herman Lam. The project goal is to prove RC technologies at a level of scale, performance, and productivity unprecedented in this field, for applications from satellites to supercomputers. Novo-G is based on PCI Express GiDEL FPGA cards with Altera Stratix III FPGAs and huge banks of onboard memory for high sustained bandwidth.

"We are thrilled to see our 12 year vision turn into a reality," said Reuven Weintraub, Founder and CTO of Gidel. "C language is used for data entry then data streaming and host communications are automatically generated. Thereby, Nova-G opens the door for many designers with no HDL knowledge to benefit from the high performance offered by FPGAs. We believe the Nova-G project will be an HPC milestone for new performance records while dramatically reducing power."

Major Novo-G component selection was prioritized towards reliable, easy to use, scalable elements. Emphasis was placed on achieving the widest design entry point. Accordingly C-based entry was specified. Within this criterion, Impulse C proved particularly accessible for non-hardware engineers.

In one test, a student team used Impulse’s automatic C to ModelSim test bench generator to expose three processes which got "stuck" checking for an EOS on the sequence stream. This was re-confirmed using Impulse’s graphical stage delay analysis.

Support for C programming of the GiDEL cards is enabled by an Impulse C Platform Support Package (PSP) developed by Rafael Garcia at the CHREC lab. Several scalable applications are being developed for Novo-G by CHREC researchers. A tomographic algorithm has also been shared by Professor Scott Hauck’s University of Washington team.

Impulse C has a growing community of universities and corporate researchers creating portable, optimized, C-based FPGA designs.

No comments:

Post a Comment

Note: Only a member of this blog may post a comment.