Tuesday, May 17, 2011

Wafer bonding will be key enabling technology for advanced semiconductor manufacturing

LYON, FRANCE: Yole Développement announced the publication of its technology study and market research report, Permanent wafer bonding report.

Historically developed for MEMS & SOI substrates, the wafer bonding technology is today becoming a key processing technology for a wide range of applications: MEMS, CMOS Image Sensors, LEDs, Power Devices, RF and Advanced Packaging.

The wafer bonding market is a very complex one crossing different wafer sizes (from 2’’ to 12’’), different applications (Advanced Substrates such as SOI, MEMS, LEDs, CMOS Image Sensors, Power Devices, RF Devices & Advanced Packaging) and different bonding technologies (Adhesive, Anodic, Fusion, Direct Oxide, Eutectic, Glass Frit, Metal Diffusion).

Yole Développement’s report aims at giving a vision, crossing what the wafer bonding technologies will be over the 2010-2016 time line.Source: Yole Développement, France.

Market trends
Wafer bonding is usually defined as a process that temporarily or permanently joins two wafers or substrates using a suitable process. Historically developed for MEMS and then SOI wafers, wafer bonding technology has shifted to non-mainstream IC applications over the last years. Our report aims at analyzing the market perspectives and technical trends for permanent bonding.

“MEMS has been the first application where wafer bonders have been massively used (the wafer bonding step is mostly used to protect the MEMS sensitive element). And CMOS Image Sensors is also a very promising application for wafer bonders.”, explained Dr Eric Mounier, Project Manager at Yole Développement. Indeed, up to two different wafer bonding steps can be necessary for next-generation CMOS Image Sensors: one for Back-Side Illumination and the second for WLCSP.

However, besides MEMS and CIS, wafer bonder can be also used for LEDs or Power Devices. Indeed, in a typical LED active region, spontaneous emission scatters photons in all directions. If the substrate material has a smaller band gap than the active region, approximately half of the light is absorbed in the substrate; significantly reducing device performance.

So, one of the manufacturing solutions for photon loss involves bonding a wafer containing an array of devices to another wafer that provides both a reflective surface for maximum light extraction and a heat sink for thermal management. And of course, over the past five years, much attention has been given to this technology for 3D integration of memories for example.

Technology trends
For MEMS, there is today a shift from Glass Frit for eutectic/metal-based bonding mainly to increase real estate by smaller bond frames. Metal direct bonding also gives good hermeticity and mechanical stability for many MEMS applications.

For example, Nasiri process is using eutectic bonding of the MEMS directly on the aluminum layer of the CMOS wafer. This leads to smaller package footprints & package heights. STMicroelectronics’ latest 3-axis accelerometer (LIS3DH) also shows a different sealing technique compared to what is usually done: gold eutectic sealing allows a dramatic die size reduction.

For CMOS Image sensors, the advent of the BSI (Back Side Illumination) technology has raised a competition between Molecular Bonding and adhesive bonding. Here, cost and final application will drive the technology final choice.

Yole Développement has estimated the wafer bonder to have big market growth for the next year. The growth will be driven small size wafer for LEDs and 12” wafer for 3D stacking and CIS.

Although EV Group is market leader in permanent bonding, the growth of the bonding equipment market is attracting challengers.

No comments:

Post a Comment

Note: Only a member of this blog may post a comment.