Friday, January 28, 2011

Sofics, ICsense merge ESD and I/O technologies

GISTEL & LEUVEN, BELGIUM: Sofics bvba of Gistel, a leading provider of ESD solutions for ICs, and ICsense of Leuven, a prominent designer of analog, mixed-signal, and high-voltage ICs and turnkey ASICs, have partnered to create the world’s first integrated ESD and I/O design solution to allow a stable, fully protected I/O of 3.3V with 1.8V transistors in a TSMC 40nm process.

IP for the novel, patented design is available now. It provides a general-purpose I/O pad that can interface with legacy off-chip components and devices including SIMs and DDR and SDXC memory which are used in WIFI, GPS, and Bluetooth, and other wireless devices, and in advanced multimedia interfaces such as HDMI, USB 3.0, and SATA. A TSMC 28nm version is under development.

The technology was originally developed for the Livanto ICE8060 baseband IC from Icera Inc., the leading supplier of soft modem chipsets for smartphones, tablets and mobile broadband devices. This device is now in production.

“We wanted true 3.3V signalling on our new baseband chip without the extra cost of 2.5V/3.3V masks,” said Peter Hughes, Icera Vice President of Silicon Engineering and Operations. “By integrating ESD protection with high-voltage capability, the Sofics/ICsense team gave us the ability to safely handle off-chip interfaces up to 3.6 volts with 1.8-volt internal transistors. The design worked right the first time.”

According to Sofics CEO Koen Verhaege his company and ICsense worked in close collaboration to achieve these results. “Our TakeCharge technology contributed full ESD protection up to 4kV HBM and 300V MM while reducing the silicon footprint of the I/O pads,” he said.

Bram De Muer, ICsense CEO, agreed that close collaboration between an ESD expert and an analog IC design specialist was crucial to meeting the challenge of designing the custom I/O. “ICsense used our high-voltage-in-low-voltage expertise to achieve tolerances of -0.3V to 3.9V. This allows chips to communicate reliably under a wide range of start-up and power scenarios, with robust ESD protection.

“It’s a truly integrated technology, incorporating the best of both disciplines.”

No comments:

Post a Comment

Note: Only a member of this blog may post a comment.