Lattice announces PAC-Designer design software v6.0

HILLSBORO, USA: Lattice Semiconductor Corp. announced that its new PAC-Designer design software version 6.0, which enables analog and board designers to integrate a circuit board’s power management and digital board management functions into the newly announced Platform Manager device family.

With PAC-Designer 6.0, designers can use a simple, easy to learn, push-button design methodology to implement designs into the FPGA portion of the Platform Manager devices. Three new IP cores, which provide correct-by-construction application solutions, have also been announced.

Simultaneously, Lattice is announcing the new ispLEVER® 8.1 SP1 Starter software, which also supports the digital design portion of Platform Manager devices. This capability can be used for more complex digital designs targeted to the FPGA section of the Platform Manager device.

“PAC-Designer software’s point and click, intuitive, error-free syntax LogiBuilder utility has revolutionized power management design methodology for integrating various power management functions into a single chip,” said Gordon Hands, Director of Marketing for Lattice Low density and Mixed Signal Solutions. “Now this same design methodology can also be used to integrate digital board management functions into the Platform Manager’s FPGA.”

Platform manager devices provide programmable analog, CPLD and FPGA blocks to integrate a circuit board’s power management and digital management functions. The PAC-Designer 6.0 software provides a GUI-based design methodology for analog engineers using
intuitive dialog boxes to configure analog sections; the LogiBuilder design methodology to integrate power management functions into the on-chip CPLD; and the LogiBuilder or VHDL or Verilog design methodology to integrate digital board management functions into the FPGA section of the Platform Manager devices.

The PAC-Designer 6.0 software also provides three free correct-by-construction IP cores to implement functions such as closed-loop margining with Voltage ID (VID) Support, I2C/SPI slave interface and non-volatile fault logging into external SPI memory. Digital designers can also use ispLEVER 8.1 software to integrate other board management functions into the on-chip FPGA section using standard digital design methods.

Lattice's PAC-Designer software and companion ispLEVER Starter for Windows are available now for free download from the Lattice website,