Freescale collaborates with Mentor on Tessent silicon test, yield analysis, Calibre physical verification and DFM

WILSONVILLE, USA: Mentor Graphics Corp. announced that Freescale Semiconductor has selected Mentor as an ideal partner in the silicon test, yield analysis, physical verification and DFM technology areas.

The collaboration enables Freescale’s deployment of Mentor's Tessent and Calibre technologies covering design for test (DFT), physical verification and analysis, advanced resolution enhancement technologies (RET), and pre- and post-tapeout design for fabrication and manufacturability (DFM).

The new technologies expand on the work of an existing collaboration between Freescale and Mentor for developing design flows and methods to improve design for manufacturing and silicon test capabilities.

"Freescale needs fast time-to-market, so we continue to invest significant resources to provide leading-edge capability throughout the design process," said Ken Hansen, Vice President and CTO at Freescale.

"Mentor's platforms are an integral part of Freescale's design flow, helping us provide silicon solutions that have a high degree of testability, reliability and manufacturability. We chose Mentor Graphics because of its leadership in the DFT, physical verification and DFM technology areas. This alliance enables Freescale to leverage one design flow to expand product functionality and serve multiple markets, while reducing our development cycle time."

"As a close partner with Freescale, we continue to see the benefits of working together on our common goal of achieving higher product functionality and reliability with accelerated time to market," said Joseph Sawicki, Vice President and General Manager for the Design-to-Silicon division at Mentor Graphics. “Our work together helps Mentor provide technologies to Freescale that increase the performance and scalability of their most advanced SoC designs.”