Lattice reference design enables image signal processors (ISP) to interface with Aptina HiSPi CMOS sensors

HILLSBORO, USA: Lattice Semiconductor Corp. announced full support for Aptina's High-Speed Serial Pixel Interface (HiSPi) using LatticeXP2 FPGAs.

The LatticeXP2 HiSPi bridge reference design allows any Image Signal Processor (ISP) with a traditional CMOS parallel bus to interface with an Aptina HiSPi CMOS sensor. This HiSPi bridge solution is ideal for security cameras, automotive applications, high end consumer cameras and other camera applications where the use of higher resolution and higher frame rate CMOS sensors is desirable.

"This is the second successful project we have worked on with Lattice, after the well-received HDR-60 video camera development kit using an Aptina MT9M024 sensor. We are pleased to be working with Lattice again. This new LatticeXP2 FPGA-based HiSPi bridge chip is very useful to customers who want to adopt Aptina's high resolution, high performance image sensors," said Cliff Cheng, Aptina senior Segment/Business Development Manager.

The free HiSPi bridge reference design supports all modes of the Aptina HiSPi specification and is available at www.latticesemi.com/sensorbridge. Users can download any of the common HiSPi interface designs, or use the HiSPi configuration tool to generate a specific HiSPi bridge for their needs.

The LatticeXP2 FPGA supports from one to four HiSPi data lanes up to 700Mpbs. HiSPi formats of Packetized-SP, Streaming-SP, Streaming-S or ActiveStart-SP8 are supported. The HiSPi bridge is also designed to provide support for sensors in linear or HDR mode. The parallel bus interface to the ISP is configurable from 10 to16 bits and the voltage level can be set from 1.8 to 3.3v.

"We believe customers will find this a compelling design solution because the LatticeXP2 FPGA is a non-volatile, single chip, low power device available in a small 8mm x 8mm package and offered in commercial, industrial and AECQ-100 Qualified automotive temperature grades," said Ted Marena, director of Business Development for Lattice. "This sensor bridge further demonstrates Lattice's commitment to partner with CMOS sensor and ISP vendors in camera, imaging and video applications."

LatticeXP2 FPGA family
The LatticeXP2 family combines a Look-up Table (LUT)-based FPGA fabric with Flash non-volatile cells, providing the industry's smallest form factor non-volatile SRAM-based FPGAs. The flexiFLASH approach provides benefits such as instant-on operation, a small footprint, on-chip storage with embedded block memories, serial TAG memory and the highest design security.

LatticeXP2 devices also support live updates with Lattice's unique TransFR technology, 128-bit AES design encryption and dual-boot technologies. The family includes five devices, ranging between 5K and 40K LUTs, in a wide variety of packages. All LatticeXP2 FPGAs are fully production qualified and have been shipping for three years.